

## TFE 4200 Analog Integrated Circuits Problem sheet #4

#1. The op-amp configured in the non-inverting mode shown in the Fig. 1 has the following parameters.




Fig. 1




Fig. 2

Open loop voltage gain( $A$ ) =  $10^3$

-20dB per decade roll off at high frequencies with  $f_{-3dB} = 100\text{Hz}$

Input impedance of the op-amp: Infinite

Output impedance of the op-amp: Zero

- Find the expression for feedback factor ( $\beta$ ) and find the ratio of  $R_2/R_1$  to obtain a closed loop gain ( $A_f$ ) of 10. [HINT:  $R_2/R_1$  should be close to 9]
- What is the amount of feedback ( $1+A\beta$ ) in decibels? If  $V_s = 1\text{V}$ , find  $V_o$ ,  $V_f$  and  $V_i$ . If open-loop voltage gain ( $A$ ) decreases by 25%, what is the corresponding decrease in the closed loop voltage gain ( $A_f$ )? Write your comments. [HINT: decrease in closed loop gain should be around 0.25%]
- What is the 3-dB frequency of the closed loop amplifier? Compare it with the 3-dB frequency of the amplifier without feedback.

[HINT: 3-dB frequency of closed loop amplifier should be around 10KHz]

#2. Fig. 2 shows an amplifier transfer characteristic without feedback. Draw the transfer characteristic for the closed loop amplifier with  $\beta = 0.01$ . Compare it with the transfer characteristic of the amplifier without feedback. Comment on the nonlinear distortion.

[HINT: Find the closed loop gain to draw the transfer characteristic for closed loop case]

#3. A series-shunt feedback circuit employs a basic voltage amplifier that has a dc gain of  $10^4 \text{ V/V}$  and an STC frequency response with a unity-gain frequency of 1 MHz. The input resistance of the basic amplifier is  $10\text{K}\Omega$  and its output resistance is  $1\text{K}\Omega$ . If the feedback factor  $\beta = 0.1 \text{ V/V}$ , find the input impedance  $Z_{if}$  and the output impedance  $Z_{of}$  of the feedback amplifier. Also find the values of each impedance at  $10^3 \text{ Hz}$  and at  $10^5 \text{ Hz}$ . [ANS:  $Z_{of} = 10\Omega @ 1\text{KHz}, 706\Omega @ 100\text{KHz}$ ]

#4. A series-series feedback amplifier (shown in Fig. 3) employs a transconductance amplifier having  $G_m = 100\text{mA/V}$ , input resistance of  $10\text{k}\Omega$ , and output resistance of  $100\text{k}\Omega$ . The feedback network has  $\beta = 0.1\text{ V/mA}$ , an input resistance (with port 1 open circuited) of  $100\Omega$ , and output resistance (with port 2 open circuited) of  $10\text{k}\Omega$ . The amplifier operates with a signal source having a resistance of  $10\text{k}\Omega$  and with a load resistance of  $10\text{k}\Omega$ . Find  $A_f$ ,  $R_{in}$ , and  $R_{out}$ .

[ANS:  $A_f = 7.53\text{ mA/V}$ ,  $R_{in} = 110.81\text{ K}\Omega$ ,  $R_{out} = 433.37\text{ K}\Omega$ ]




Fig. 3

#5. Find the voltage gain  $V_o/V_s$ , the input resistance  $R_{in}$ , and the output resistance  $R_{out}$  of the inverting op-amp configuration shown in Fig. 4. The op-amp has open-loop gain of  $10^4\text{ V/V}$ ,  $R_{id} = 100\text{ k}\Omega$ , and  $r_o = 1\text{ k}\Omega$ .

[HINT: feedback is shunt-shunt type]




Fig. 4



b). Increase the low-frequency voltage gain of the circuit by rescaling the gate lengths of the transistors. Adjust the gate lengths by varying the parameters  $L_{TAIL}$ ,  $L_P$ , and  $L_N$ . You should easily obtain  $A_u > 400$ . Plot the frequency response of your final design. Determine the low-frequency voltage gain, and the -3dB bandwidth of the circuit. Give your new values for  $L_{TAIL}$ ,  $L_P$ , and  $L_N$ .

[HINT: Use simulator command `.step PARAM` to vary the parameters. None of the gate lengths should be shorter than 1.0  $\mu\text{m}$  or longer than 8  $\mu\text{m}$ .]

c). Now, modify your rescaled circuit to the circuit of Figure 6.2. You do not need to remove supplies like  $VN1$ - $VN9$  from the netlist, just set them to zero volts. All you need to do is to disconnect the gate circuit of  $M3$  and then add  $M6$ ,  $M7$ ,  $R1$ ,  $R2$ ,  $VDC4$  and  $VDC5$ . Use the following parameters for the new circuit elements:

$M6$ :  $W=20\mu\text{m}$   $L=1\mu\text{m}$  and  $M7$ :  $W=4\mu\text{m}$   $L=4\mu\text{m}$

$VDC4$ : DC 1.6V and  $VDC5$ : DC 1.2V




Fig. 5.2

In this circuit,  $M6$  acts as a source follower with an active load  $M7$ . The resistor network feeds back a sample of the output voltage  $V_O$  to the negative input of the differential gain block.

Set  $R_1=100\text{kohm}$  and  $R_2=1\text{ ohm}$ . Plot the frequency response of the circuit. Estimate the -3dB frequency.

d). Set  $R_1=10\text{kohm}$  and  $R_2=1\text{ kohm}$ . Simulate and plot the magnitude response of the circuit. Estimate the -3dB frequency.

e). Set  $R_1=100\text{kohm}$  and  $R_2=10\text{ kohm}$ . Simulate and plot the magnitude response of the circuit. Estimate the -3dB frequency.

f). (Voluntary) Calculate the product of the -3dB frequency and  $A_u$  in c), d) and e). Can you explain the differences?

SPICE code:

```
* noisyamp.cir v. 1.0 020205JT
```

```
*
```

```
* A simple CMOS voltage gain stage. NOTE This is not a good
```

```
* amplifier design, but was designed to show how to simulate
```

```
* transfer functions, time domain response, and noise coupling
```

```
*
```

```
* VSUPP = the supply voltage source
```

```
* VSIG = the signal source
```

```
* VN1-VN9 = potential noise sources
```

```
* VDC1-VDC3 = bias voltage sources
```

```
* VTAILMON 0V source for monitoring the tail current of the differential stage.
```

```
.INCLUDE CMOS_SUBMIC.MOD
```

```
.CONNECT VSS 0
```

```
.PARAM VDCIN=1.2
```

```
.PARAM VDCTAIL=1.6
```

```
.PARAM WN=10u
```

```
.PARAM LN=0.5u
```

```
.PARAM WTAIL=4u
```

```
.PARAM LTAIL=0.6u
```

```
.PARAM WP=20u
```

```
.PARAM LP=0.5u
```

```
VSUPP N12 VSS DC 3
```

```
VSIG N2 N1 DC 0 SIN(0 1m 1k 0 0)
```

```
VTAILMON N15 VSS DC 0
```

```
* The bias sources
```

```
VDC1 N1 VSS DC VDCIN
```

```
VDC2 N8 VSS DC VDCIN
```

```
VDC3 N14 VSS DC VDCTAIL
```

```
* The noise sources
```

```
VN1 VIN N2 DC 0 AC 1
```

```
VN2 N3 N14 DC 0
```

```
VN3 N5 VSS DC 0
```

```
VN4 N6 VSS DC 0
VN5 N10 VDD DC 0
VN6 N11 VDD DC 0
VN7 N12 VDD DC 0
VN8 N7 N8 DC 0
VN9 N13 VSS DC 0
```

\* The transistor circuit

```
M1 N4 N3 N15 N13 MN L=LTAIL W=WTAIL
M2 N9 VIN N4 N5 MN L=LN W=WN
M3 VOUT N7 N4 N6 MN L=LN W=WN
M4 N9 N9 VDD N10 MP L=LP W=WP
M5 VOUT N9 VDD N11 MP L=LP W=WP
```

\* The output load capacitance

```
*Cload VOUT VSS 1p
```

\* Analysis

```
*.op
```

```
*.tran 1u 10m 0 1u
```

```
*.plot v(VIN) v(VOUT)
```

\* step the input DC component to see the effect of signal dependent operating points

```
.step param VDCIN 1.1 1.3 0.05
```

```
.ac dec 50 1 1G
```

```
.plot ac vm(VOUT)
```

```
.end
```